

#### United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/654,643 09/05/2000 Pak Shing Chau RA-194 7634 EXAMINER 7590 05/09/2005 Mark A Lauer BAYARD, EMMANUEL 7041 Koll Center Parkway ART UNIT PAPER NUMBER Suite 280 Pleasanton, CA 94566 2631 DATE MAILED: 05/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

•	<b>/</b> 0	INER				
		2005	Application I	No.	Applicant(s)	
Office Action	MAY	1 8 2005	09/654,643		CHAU ET AL.	
Office Action	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	PRADEMARKS	Examiner		Art Unit	
			Emmanuel B	•	2631	
The MAILING DA	NTE of this commu	nication app	ears on the co	ver sheet with the	correspondence ad	idress
A SHORTENED STAT THE MAILING DATE C - Extensions of time may be averafter SIX (6) MONTHS from the lift the period for reply specified. If NO period for reply is specified. Failure to reply within the set of Any reply received by the Office earned patent term adjustment.	F THIS COMMUI silable under the provision e mailing date of this con above is less than thirty ed above, the maximum or extended period for rep te later than three months	NICATION.  ns of 37 CFR 1.13  nmunication.  (30) days, a reply  statutory period w  ly will, by statute,	66(a). In no event, l within the statutory ill apply and will ex cause the applicati	nowever, may a reply be ting minimum of thirty (30) day pire SIX (6) MONTHS from on to become ABANDONE	mely filed  ys will be considered time the mailing date of this of ED (35 U.S.C. § 133).	ly. xommunication.
Status						
2a)☐ This action is FIN 3)☐ Since this applica	ation is in condition	2b)⊠ This n for allowan	action is non- ice except for	final. formal matters, pro e, 1935 C.D. 11, 4		e merits is
Disposition of Claims						
4)	claim(s) is/s/are allowed. are rejected. s/are objected to.	are withdraw			· ·	
Application Papers						
,,	ed on is/ard request that any obj ing sheet(s) includir	e: a) acce ection to the c ng the correcti	epted or b) drawing(s) be h on is required i	eld in abeyance. Se f the drawing(s) is ob	e 37 CFR 1.85(a). njected to. See 37 C	
Priority under 35 U.S.C. §	119					
12) Acknowledgment a) All b) Som 1. Certified co 2. Certified co 3. Copies of t	is made of a clain e * c) None of: ppies of the priorit ppies of the priorit he certified copies from the Internat	y documents y documents s of the priori ional Bureau	s have been re s have been re ity documents (PCT Rule 1	eceived. eceived in Applicat s have been receiv 7.2(a)).	ion No ed in this National	l Stage
		•				
Attachment(s)	(DTO 900)		А	□ Intondow Summer	/DTO 442\	
Notice of References Cited     Notice of Draftsperson's Pa     Information Disclosure State     Paper No(s)/Mail Date 11/1	tent Drawing Review ement(s) (PTO-1449 c		•	Interview Summary Paper No(s)/Mail D Notice of Informal F Other:	ate	O-152)
S. Patent and Trademark Office TOL -326 (Rev. 1-04)	<i>,</i>	Office Act	tion Summary	Pa	art of Paper No./Mail D	Date 20050203

Art Unit: 2631

#### **DETAILED ACTION**

This is in response to RCE filed on 2/3/05 in which claims 1-23 are pending.

#### Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicaht for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-23 are rejected under 35 U.S.C. 102(e) as being anticipated by Tamura et al U.S. Patent No 6,707,727 B2.

As per claims 1, 12 and 20, Tamura et al teaches a communication system comprising: a first printed circuit board (see figs. 2, 29, 72 and col.1, lines 48-50 and col.38, lines 3-10); a conductive path (see figs. 2, 29, 72 elements 3, 2102, 4020) affixed to the printed circuit board; a driver circuit (see figs. 2, 29, 72 elements 1, 4, 2101, 4010) affixed to the first printed circuit board and coupled to the conductive path to output onto the conductive path a signal having a voltage level that varies time between at least three distinct levels representative of at least three distinct digital values (see col.2, lines 28-65 and col.4, lines 15-18), the driver circuit including an equalization circuit (see fig.72 element 4063 and col.2, lines 65-67 and col.3, lines 28-30 and col.13, lines 19-20 and col.18, lines 5-10 and col.36, lines 5-36) to adjust the voltage level of the signal output by the driver circuit at a first time according to a digital

Art Unit: 2631

value represented by the signal at a previous time; and a receiver (see figs. 2, 29, 72 elements 2, 2103, 4060 and col.5, lines 65-67 and col.10, lines 13-14) circuit affixed to the first printed circuit board and coupled to receive the signal from the conductive path to determine which of the at least three distinct digital values is represented by the signal at a given time.

As per claim 2, Tamura et al includes wherein the driver and receiver circuits are respective integrated circuits affixed to the first printed circuit board (see col.38, lines 3-10).

As per claim 3, Tamura et al includes wherein the driver and receiver circuits and conductive path are incorporated within a common integrated circuit that is affixed to the first printed circuit board (see col.38, lines 3-10).

As per claim 4, Tamura et al inherently includes wherein at least one of the driver and receiver circuits is coupled to a second printed circuit board that is affixed to the first printed circuit board.

As per claim 5, Tamura et al inherently includes wherein the second printed circuit board is removably affixed to the first printed circuit board.

As per claim 6, Tamura et al includes wherein the driver circuit receives a plurality of input signals, and the equalization circuit receives and delays said plurality of input signals (see figs.4, 12, 13, 15, 16).

As per claim 7, Tamura et al includes wherein the driver circuit receives a plurality of input signals, and the equalization circuit receives and inverts said plurality of input signals (see figs.4, 12, 13, 15, 16).

Art Unit: 2631

As per claim 8, Tamura et al includes wherein the equalization circuit compensates (see col.3, lines 5-6) for attenuation of the signal in the conductive path.

As per claim 9, Tamura et al includes wherein the equalization circuit compensates (see col.3, lines 5-6) for reflection of the signal in the conductive path.

As per claim 10, Tamura et al includes wherein the equalization circuit compensates (see col.3, lines 5-6) for crosstalk generated by the signal in a second conductive path.

As per claim 11, Tamura et al inherently includes wherein said signal has a fourth voltage level that varies in time between at least three distinct levels, the fourth level representative of a fourth digital value that is distinct from the at least three distinct digital values.

As per claim 13, Tamura et al inherently includes wherein for each of said signal levels, an activation level of said main driver and an activation level of said auxiliary driver sum to equal N.

As per claim 14, Tamura et al inherently includes, wherein said equalization mechanism includes an element adapted to invert said input signals.

As per claim 15, Tamura et al inherently includes wherein said equalization mechanism includes an element adapted to delay said input signals by a time substantially equal to a bit period.

As per claim 16, Tamura et al inherently includes wherein said main driver and said auxiliary driver each include a current source, and said signal levels are voltages that are a range between ground and a positive voltage.

Art Unit: 2631

As per claim 17, Tamura et al inherently includes wherein said equalization mechanism is configured to compensate for attenuation of said signal over a signal line.

As per claim 18, Tamura et al inherently includes, wherein said equalization mechanism is configured to compensate for reflection of said signal over a signal line.

As per claim 19, Tamura et al inherently includes wherein said signal is transmitted over a first signal line and creates crosstalk in a second signal line, and said equalization mechanism is coupled between said first and second lines and configured to compensate for said crosstalk in said second line.

As per claim 21, Tamura et al inherently includes wherein said main drivers and equalization mechanism each include a current source, and said signal levels are voltages that are in a range between ground and a positive voltage.

As per claim 22, Tamura et al inherently includes, wherein said equalization mechanism further comprises a delay element and a second auxiliary driver having a gain that is substantially proportional to and smaller than said first main driver, said second auxiliary driver configured to receive said first plurality of input signals after delay by said delay element, and to output on said first line a fourth signal.

As per claim 23, Tamura et al inherently includes wherein said equalization mechanism further comprises an inversion element and a second auxiliary driver having a gain that is substantially proportional to and smaller than said first main driver, said second auxiliary driver configured to receive said first plurality of input signals after inversion by said inversion element, and to output on said first line a fourth signal.

Art Unit: 2631

#### Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Arimoto et al U.S. patent No 6,414,890 B2 teaches a semiconductor memory device.

Arcoleo et al U.S. Patent No 5,864,506 teaches a memory having selectable output.

Manning U.S. patent No 5,835,440 teaches a memory device.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Emmanuel Bayard whose telephone number is 571 272 3016. The examiner can normally be reached on Monday-Friday (7:Am-4:30PM) Alternate Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mohammed Ghayour can be reached on 571 272 3021. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2631

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Emmanuel Bayard Primary Examiner Art Unit 2631

4/20/05

EMMANUEL BAYARD PRIMARY EXAMINER HON 1 0 5000 PR

|--|

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
·	Attorney Docket No.: RA-194

#### U.S. Patent Documents

<del></del>		T					r
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
وکرکٹر	A	4,481,625	11/06/84	Roberts, et al	370	85	·
1	В	5,534,795	07/09/96	Wert, et al	326	81 REC	EIVED
	С	5,534,798	07/09/96	Phillips, et al	326		1 4 2003
	D	5,663,663	09/02/97	Cao, et al	326		y Center 2600
	E	5,751,168	05/12/98	Speed, III et al	326	83	2000
	F	5,757,712	05/26/98	Nagel, et al	365	226	
	G	5,867,010	02/02/99	Hinedi, et al	323	282	
	Н	5,973,508	10/26/99	Nowak, et al	326	81	
	I	5,986,472	11/16/99	Hinedi, et al	326	68	
	J	6,097,215	08/01/00	Bialas Jr., et al	326	68	
	К	6,140,841	10/31/00	Suh	326	60	
	L	6,160,421	12/12/00	Barna	326	63	
	М	4,748,637	05/31/88	Bishop, et al	375	7	
	N	5,254,883	10/19/93	Horowitz, et al	307	443	
	0	5,608,755	03/04/97	Rakib	375	219	
J	P	5,546,042	08/13/96	Tedrow, et al	327	538	
V	Q	5,194,765	03/16/93	Dunlop, et al	307	443	
at 15	R	5,254,883	10/19/93	Horowitz, et al	307	443	

Examiner

Date Considered

3/6/05

NOV 1 0 2003

Sheet 2 of 14

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
·	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

U.S. Patent Documents

	1	1 =	<del>,</del>	racene bocament			
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
The state of the s	s	5,513,327	04/30/96	Farmwald, et al	395	309	
1	Т	5,023,488	06/11/91	Gunning	307	475	. `
	Ü	5,483,110	01/09/96	Koide, et al	307	147 RE(	CEIVED
	V	5,287,108	02/15/94	Mayes, et al	341	356	1 4 2003
	W	5,977,798	11/02/99	Zerbe	329	1 00	
	х	RE30,182	12/25/79	Howson	325	42	gy Center 2600
	Y	2,912,684	11/10/59	F.G. Steele	340	347	
	z	3,051,901	08/28/62	R.E. Yaegar	325	38	
	AA	3,078,378	02/19/63	C.H. Burley, et al	307	88.5	
	AB	3,267,459	08/16/66	J.S. Chomicki, et al	340	347	
	AC	3,484,559	12/16/69	D.F. Rigby	179	18	
	AD	3,508,076	04/21/70	R.O. Winder	307	235	
	AE	3,510,585	05/05/70	R.B. Stone	325	38	
	AF	3,560,856	02/02/71	Hisashi, Kaneko	375	292	
	AG	3,569,955	03/09/71	Maniere	340	347	· ·
	АН	3,571,725	03/23/71	Kaneko, et al	328	14	
<u> </u>	AI	3,587,088	06/22/71	Franaszek	340	347	
Kh	ΆJ	3,648,064	03/07/72	Mukai, et al	307	213	
						<del>/</del>	

Examiner

Date Considered

J.S. Depar	rtmen	t of Commerce,	Patent and	Trademark Office	Seri	al No.: 09/	654,643	
					Fili	Filing Date: 09/05/00		
SUPPI	LEMEN'		ON DISCLOSUR	E STATEMENT BY	Firs Pak	t Named Inv Shing Chau	entor:	
				·	Grou	p Art Unit:	2631	
"Low-La	tency		in Multi-L tion Systems	evel, Multi-Line	Exam Emma	iner Name:	Bayard,	
						rney Docket	No.:	
	•		U.S.	Patent Document	s			
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate	
£ /5	AK	3,697,874	10/10/72	Kaneko	325	38 A		
97	AL	3,731,199	05/01/73	Tazaki, et al	325	38 A		
	AM	3,733,550	05/15/73	Tazaki, et al	325	38 A	ECEIVE	
	AN	3,753,113	08/14/73	Maruta, et al	325	38 A	NOV 1 4 2003	
	AO	3,754,237	08/21/73	de Laage de Meux	340	347 DDTech	nology Center 26	
	AP	3,761,818	09/25/73	Tazaki, et al	325	38 A		
	AQ	3,772,680	11/13/73	Kawai, et al	340	347 DD		
	AR	3,798,544	03/19/74	Norman	325	38 A		
	AS	3,832,490	08/27/74	Leonard	178	68		
	AT	3,860,871	01/14/75	Hinoshita, et al	325	38 B		
	AU	3,876,944	04/08/75	Mack, et al	325	141		
	AV	3,927,401	12/16/75	McIntosh	340	347 DD		
	AW	3,978,284	08/31/76	Yoshino, et al	178	69.5 R		
	AX	3,988,676	10/26/76	Whang	325	38 A		
	AY	4,038,564	07/26/77	Hakata	307	205		
	AZ	4,070,650	01/24/78	Ohashi, et al	340	172		

Examiner

BA

BB

4,086,587

4,097,859

Date Considered

Lender

Looschen

340

340

347 DD

347 DD

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

04/25/78

06/27/78

Sheet 4 of 14

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
`	Attorney Docket No.: RA-194

#### U.S. Patent Documents

*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
ach.	вс	4,131,761	12/26/78	Giusto	179	15 BY	
Ą	BD	4,181,865	01/01/80	Kohyama	307	361	ECEIVE
	BE	4,373,152	02/08/83	Jacobsthal	340	347	NOV 1 4 2003
	BF	4,382,249	05/03/83	Jacobsthal	340	347 DD Tec	nnology Center 26
	BG	4,403,330	09/06/83	Meyer	375	4	
	вн	4,408,135	10/04/83	Yuyama, et al	307	474	
	BI	4,408,189	10/04/83	Betts, et al	340	347 DD	
	ВЈ	4,528,550	07/09/85	Graves, et al	340	347 DD	
	вк	4,438,491	03/20/84	Constant	364	200	
	BL	4,571,735	02/18/86	Furse	375	20	
	вм	4,602,374	07/22/86	Nakamura, et al	375	17	
	BN	4,628,297	12/09/86	Mita, et al	340	347 DD	
	во	4,779,073	10/18/88	Iketani	341	55	
	BP	4,805,190	02/14/89	Jaffre, et al	375	17	
	BQ	4,821,286	04/11/89	Graczyk, et al	375	4	
	BR	4,823,028	04/18/89	Lloyd	307	355	
V	BS	4,841,301	06/20/89	Ichihara	341	126	
K/3	BT	4,860,309	08/22/89	Costelío	375	17	·

Examiner

Date Considered

6	PEVCI
( NO	V 1 0 2003

U.S. Department of Commerce, and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

#### U.S. Patent Documents

	,						
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
2/4	BU	4,875,049	10/17/89	Yoshida	341	159	
1	в۷	4,888,764	12/19/89	Haug	370	85.1 R	CEIVED
	BW	5,003,555	03/26/91	Bergmans	375	12	OV 1 4 2003
	вх	5,045,728	09/03/91	Crafts	307	475 Tech	nology Center 260
	BY	5,115,450	05/19/92	Arcuri	375	7	
	BZ	5,121,411	06/09/92	Fluharty	375	20	
	CA	5,172,338	12/15/92	Mehrotra, et al	365	185	
	СВ	5,191,330	03/02/93	Fisher, et al	341	56	
	CC	5,230,008	07/20/93	Duch, et al	375	19	
	CD	5,243,625	09/07/93	Verbakel, et al	375	17	
	CE	5,280,500	01/18/94	Mazzola, et al	375	17	·
	CF	5,295,155	03/15/94	Gersbach, et al	375	4	
	CG	5,315,175	05/24/94	Langner	307	443	
	СН	5,331,320	07/19/94	Cideciyan, et al	341	56	
	CI	5,408,498	04/18/95	Yoshida	375	286	
17	CJ	5,425,056	06/13/95	Maroun, et al	375	316	
V	СК	5,426,739	06/20/95	Lin, et al	395	325	
NB	CL	5,438,593	08/01/95	Karam, et al	375	317	·

Examiner

Date Considered

<del></del>							Sheet 6 of 14
U.S. Depar	tment	of Commerce,	Patent and	Trademark Office	Seria	al No.: 09/	654,643
			Fili	Filing Date: 09/05/00			
SUPPL	EMENT	TAL INFORMATIC		Named Inv Shing Chau	entor:		
						Art Unit:	11
"Low-La	tency		in Multi-Lion Systems	evel, Multi-Line	Exam: Emmai	iner Name: nuel	Bayard,
		-			Atto RA-1	rney Docket 94	No.:
			U.S.	Patent Document	s		
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate
2º Ai	СМ	5,459,749	10/17/95	Park	375	286	
1	CN	5,471,156	11/28/95	Kim, et al	326	60 R	ECEIVED
	СО	5,473,635	12/05/95	Chevroulet	375	287	NOV 1 4 2003
	CP	5,525,983	06/11/96	Patel, et al	341	57 Tech	nology Center 260
	co	5,663,631	-09/02/97	Kajiura, et al	322	29	
	CR	5,640,605	06/17/97	Johnson, et al	395	881	
	cs	5,684,833	11/04/97	Watanabe	375	286	
	CT	-5,740,201	04/14/98	Hui	375	286	
	CŪ	5,793,815	08/11/98	Goodnow, et al	375	286	
	cv	5,793,816	08/11/98	Hui	375	286	
	CŴ	5,796,781	08/18/98	DeAndrea, et al	375	288	
	сх	5,825,825	10/20/98	Altmann, et al	375	293	
	CY	5,872,468	02/16/99	Dyke	327	72	
	cz	5,892,466	04/06/99	Walker	341	57	
<u> </u>	DA	5,898,734	04/27/99	Nakamura, et al	375	287	
	DB	5,917,340	06/29/99	Manohar, et al	326	82	
V	DC	5,933,458	08/03/99	Leurent, et al	375	317	
as	DD	5,942,994	08/24/99	Lewiner, et al	341	56	·

Examiner

Date Considered

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

.

			<u> </u>					Sheet 7 of 1
U.S. Depar	tment	of Commercial	Patent and	Trademark Office		Seria	1 No.: 09/6	554,643
				Filing Date: 09/05/00				
SUPPL	EMEN1	TAL INFORMATION	First Named Inventor: Pak Shing Chau					
						Group	Art Unit:	2631
"Low-La	tency		in Multi-Le ion Systems	evel, Multi-Line		Exami Emman	ner Name: E	Bayard,
						Attor RA-19	ney Docket	No.:
			U.S. I	Patent Documents	8			
*Examiner Initial		Document Number	Date	Name	Cl	ass	Subclass	Filing Date, If Appropriate
x= lg	DE	5,946,355	08/31/99	Baker	37	5 .	286	
1	DF	5,949,280	09/07/99	Sasaki	32	9	303 R	
	DG	5,969,579	10/19/99	Hartke, et al	33:	2	116	
	DH	5,969,648	10/19/99	Garnett	34	1	56	₩₩ 1 4 2003
	DI	6,018,550	01/25/00	Emma, et al	37.	5	317 Tech	hology Center 26
	DJ	6,038,260	03/14/00	Emma, et al	37.	5	259	<u> </u>
	DK	6,049,229	04/11/00	Manohar, et al	32	6	83	
	DL	6,052,390	04/18/00	Deliot, et al	37	0	258	
	DM	6,067,326	05/23/00	Jonsson, et al	37	5	286	
	DN	6,078,627	06/20/00	Crayford	37	5	286	To be the second se
	DO	6,048,931	04/11/00	Fujita, et al	52	5	67	
·	DP	6,094,461	07/25/00	Heron	37	5	317	
	DQ	6,101,561	08/08/00	Beers, et al	71	0	66	10
	DR	6,114,979	09/05/00	Kim	34:	1	57	
	DS	6,122,010	09/19/00	Emelko	34	8	461	
	DT	6,140,841	10/31/00	Suh	320	6	60	
X A	DŪ	6,195,397	02/27/01	Kwon	37!	5	288	<b></b>
x /h	DV	5,023,841	06/11/91	Akrout, et al	36	5	205	
Examiner		5/	Da	te Considered	4/1	176	5	

			<u>`</u> ĕ]				Sheet 8 of		
J.S. Depar	tment	of Commerce,	ADEMIN and	Trademark Office	Seria	al No.: 09/	554,643		
		······································			Filir	Filing Date: 09/05/00			
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT						First Named Inventor: Pak Shing Chau			
						Art Unit:			
"Low-La	tency		in Multi-Le ion Systems	evel, Multi-Line "	Exami Emmar	ner Name: I nuel	Bayard,		
					Attor RA-19	ney Docket	No.:		
			U.S. I	Patent Document	s				
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date, If Appropriate		
x B	DW	5,126,974	06/30/92	Sasaki, et al	365	207			
9	DX	5,153,459	10/06/92	Park, et al	307	452	FCEIVE		
	DY	5,373,473	12/13/94	Okumura	365	208 .	NOV 1 A 2002		
	DZ	5,508,570	04/16/96	Laber, et al	327	563	4 Z003		
	EA	5,734,294	03/31/98	Bezzam, et al	327	<sub>552</sub> lecn	nology Center 2		
	EB	6,307,824	10/23/01	Kuroda, et al	369	53.11			
Application of the Contraction	EC	4,280,221	07/21/81	Chun, et al	375	17			
	ED	4,620,188	10/28/86	Sengchanh	340	825.87	m.,		
-	EF	4,825,450	04/25/89	Herzog	375	17			
· Constitution of the state of	EG	5,259,002	11/02/93	Carlstedt	375	38			
	EH	5,412,689	05/02/95	Chan, et al	375	288	4		
	EI	5,553,097	09/03/96	Dagher	375	240			
	EJ	5,644,253	07/01/97	Takatsu	326	35			
	EK	5,761,246	06/02/98	Cao, et al	375	287			
	EL	5,864,584	01/26/99	Cao, et al	375	244			
	EM	6,005,895	12/21/99	Perino, et al	375	288	•		
V.	EN	6,094,075	07/25/00	Garrett, Jr. et al	327	108			
I B	EÓ	5,046,050	09/03/91	Kertis	.365	208			
Examiner			Da	te Considered	417	65			

U.S. Department of Commerce, Patent and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

#### Foreign Patent Documents

at 1/2		Document Number	Date	Country	Class	Subclass	Yes	No
1	EP	EP 0 463 316 A1	02.01.92	EP	H04L 12	40	х	
	EQ	EP 0 482 392 A2 .\s	10.02.91	EP	H04L 25	08	х	
	ER	JP 04044691 A .*	02.14.92	JP	G11C 007	00		х
	ES	DE 43 20 930 A1	01.05.95	DE	H04L0 25	49		х
	ET	EP 0 094 624 A2	11.23.83	EP	H04L0 25	49		х
	EU	EP 0 490 504 A2	17.06.92	EP	H04L 25	49	х	
	EV	JP 54051343 A	04.23.79	JР	G06F 005	00		х
	EW	JP 56164650 A	12.17.81	JР	H04L 011	00		х
	EX	JP 59036465 A	02.28.84	JР	H04L 027	02	·	х
	EY	JP 60087551 A	05.17.85	JР	H04L 025	49		х
	EZ	JP 60194647 A	10.03.85	JР	H04L 013	00		х
	FA	JP 02128201 A	05.16.90	JР	G05B 019	05		х
V	FB	JP 02140676 A	05.30.90	JР	G01R 031	28		х
x fs	FC	58-54412(A) (cover - sheet only)	03.31.83	JР	G05 F1	56	х	

Examiner

Date Considered

4/17/05

# **HECEIVED**

NOV 1 4 2003

Technology Center 2600

Sheet 10 of 14

U.S. Department of Commerce, Pacific and Trademark Office	Serial No.: 09/654,643
	Filing Date: 09/05/00
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
	Group Art Unit: 2631
"Low-Latency Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
	Attorney Docket No.: RA-194

#### Foreign Patent Documents

							Transl	ation
x B		Document Number	Date	Country	Class	Subclass	Yes	No
9	FD	JP 05143,211 A	06/11/93	JР	G06F 003	00		х
	FE	JP 08202677 A	08/09/96	ДP	G06F 015	78		х
	FF	JP 08286943 A	11/01/96	JР	G06F 011	22		х
	FG	JP 09181778 A	07/11/97	JР	H04L 027	06	•	х
	FH	WO 96/31038 A1	10/03/96	EP	H04L 025	49		х
	FI	WO 98/33306	07/30/98	JР	H03K 019	20		х
	FJ	JP 62051329 A	03/06/87	JР	H04L 007	02		x
	FK	JP 58070662 A	04/27/83	JP	H04L 025	49		х
	FL	JP 54060850 A	05/16/79	JP	H03K 004	02		х
	FM	EP 0 352 869 A2	01/31/90	EP	G01V	22	х	
	FN	WO 95/31867	11/23/95	PCT CA	H04M 1	24		х
	FO	JP 10200345 A	07/31/98	JP	H03F 003 ,	45		х
č h	FP	WO 99/10982	03/04/99	PCT_CA	H03K 19	0175		х
								1

Examiner

Date Considered

4/17/05



### NOV 1 4 2003

Technology Center 2600

Sheet 11 of 14

		\ " &/ Technolog	Y Center 26(1) Sheet 11 of 1
U.S. Depar	tment	of Commerce, The Trademark Office	Serial No.: 09/654,643
			Filing Date: 09/05/00
SUPPL	eņeni	TAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
			Group Art Unit: 2631
"Low-La	tency	/ Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
			Attorney Docket No.: RA-194
ОТН	ER A	RT (Including Author, Title, Date, Pe	rtinent Pages, Etc.)
E A	FR	IBM, Disclosure entitled, "Servo Control of Interface Card", 4/1/1993, Vol. 36, Issue 4,	
1	FS	Sidiropoulos, Stefanos, et al. "A 700 Mb/s/p Using Current Integrating Receivers", IEEE Jo Circuits; Vol. 32, No.5, May 1997; pp. 681-6	ournal of Solid-State
	FT	Donnelly, Kevin S. et al. "A 660 MB/s Interfin 0.3 um-0.7 um CMOS ASIC", IEEE Journal of 31, No.12; December 1996, pp. 1995-2003	
	and Queueing Theory with CH 7; pp. 450, 458-459		
	FV	Chappell, Terry I. et al. "A 2ns Cycle, 4ns I IEEE International Solid State Circuits Conf	
	FW	Pilo, Harold et al., "A 300 MHz 3.3V 1 Mb SR CMOS Process", IEEE International Solid State pp. 148-149	
·	FX	Schumacher, Hans-Jurgen et al., "CMOS Subname Buffer", IEEE Journal of Solid-State Circuit 1990 pp. 150-154.	
	FY	Yang, Tsen-Shau et al., "A 4-ns 4Kx1-bit Two Journal of D-State Circuits; Vol. 23, No. 5;	
	FZ	Sidiropoulos, Stefanos, et al. "A 700 Mbps/p Using Current Integrating Receivers", IEEE S Digest of Technical Papers, 1996; pp 142-143	ymposium on VLSI Circuits
	GA	Bazes, Mel, "Two Novel Fully Complementary So Amplifiers", IEEE Journal of Solid State Circ February 1991	
	GB	Ishibe, Manabu et al., "High-Speed CMOS I/O I Journal of Solid State Circuits, Vol. 27, No	
j	GC	Lee, James M. et al., "A 80ns 5V-Only Dynamic Paper 12.2 ISSCC 1979.	RAM", ISSCC Proceedings,
y	GD	Seki, Teruo et al., "A 6-ns 1-Mb CMOS SRAM w IEEE Journal of Solid State Circuits, Vol. 28	
x'h	GE	Kobayashi, Tsuguo et al., "A Current-Control a Static Power-Saving Input Buffer for Low-Po Journal of Solid State Circuits, Vol. 28, No.	ower Architecture", IEEE
Examiner		Date Considered	4/17/05
*EXAMINER:	Init	Tal if reference considered, whether or not ci	tation is in conformance



Include copy of this form with your communication to applicant.

## RECEIVED

NOV 1 4 2003

Sheet 12 of 14 Tochnology Center 2600 TEMPETER and Trademark Office Serial No.: 09/654,643 U.S. Department of Commerce, Filing Date: 09/05/00 First Named Inventor: SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY Pak Shing Chau APPLICANT Group Art Unit: 2631 "Low-Latency Equalization in Multi-Level, Multi-Line Examiner Name: Bayard, Communication Systems" **Emmanuel** Attorney Docket No.: RA-194 OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Tomasini, Luciano et al. "A Fully Differential CMOS Line Driver for ISDN", IEEE Journal of Solid State Circuits, Vol. 25, No. 2., April 1990. GF Pages 546-585. Farjad-Rad, Ramin et al., "A 0.4 um CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Link Transmitter", IEEE Journal of Solid State Circuits, Vol. 34 No. 5, pp. 580-585, May 1999. Yeung, Evelina et al., "A 2.4Gbps Per Pin Simultaneous Bidirectional Parallel Link with Per Pin Skew Compensation," ISSCC 2000, in press as of 1-9-2000. Portmann C. et al., "A Multiple Vendor 2.5-V DLL for 1.6-GB/s RDRaMs", IEEE VLSI Circuits Symposium, June 1999. Moncayo Alfredo, "Bus Design and Analysis at 500 MHz and Beyond", GJ Presented at the High-Performance System Design Conference, 1995. Lau, Benedict et al., " A 2.6-Gbyte/s Multipurpose Chip-to-Chip Interface", IEEE Journal of Solid-State Circuits, Vol. 33, No. 11 pp. GK 1617-1626, November 1998. Current, Wayne K., "Current-Mode CMOS Multiple-Valued Logic Circuits", IEEE Journal of Solid-State Circuits, Vol. 29, No. 2, pp. 95-107, GL February 1994. Dally, William J. et al., "Digital Systems Engineering", Cambridge University Press, New York, NY, 1998, Index, pp. 344-347 and pg. 352. Farjad-Rad, Ramin et al., "An Equalization Scheme for 10Gb/s 4-PAM Signaling Over Long Cables," Presentation Center for Integrated Systems, GN Department of Electrical Engineering, Stanford University, July 28, 1997 Vranesic, Z.G. "Multivalued Signalling in Daisy Chain Bus Control", GO Proceedings of the Ninth International Symposium on Multiple-Valued Logic, Bath, England, pp. 14-18 IBM Technical Disclosure Bulletin, "Use of Multibit Encoding to Increase GP Linear Recording Densities in Serially Recorded Records," June 1967. pp. IBM Technical Disclosure Bulletin, "Coding for Data Transmission", GO January 1968, pp. 1295-1296 IBM Technical Disclosure Bulletin, "Clock Recovery Circuit," July 1969, GR pp. 219-220 IBM Technical Disclosure Bulletin, "Transmission by Data Encoding," GS November 1970, pg. 1519 Date Considered Examiner \*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered.



# RECEIVED

NOV 1 4 2003

Sheet 13 of 14

Technology Contor 2600 Serial No.: 09/654,643 U.S. Department of Commerce, Patent and Trademark Office Filing Date: 09/05/00 First Named Inventor: SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY Pak Shing Chau APPLICANT Group Art Unit: 2631 Examiner Name: Bayard, "Low-Latency Equalization in Multi-Level, Multi-Line Emmanuel Communication Systems" Attorney Docket No.: RA-194 OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) IBM Technical Disclosure Bulletin, "Bidirectional Communications within a GT Binary Switching System", February 1976, pp. 2865-2866 IBM Technical Disclosure Bulletin, "Multilevel Bidirectional Signal Transmission", February 1976, pp. 2867-2868. IBM Technical Disclosure Bulletin, "Multilevel Signal Transfers," October GV 1978, pp. 1798-1800 IBM Technical Disclosure Bulletin, "Circuit for Multilevel Logic GW Implementation", February 1981, pp 4206-4207 IBM Technical Disclosure Bulletin, "Multi Level Logic Testing", April GX 1983, pp. 5903-5904 IBM Technical Disclosure Bulletin, "Push-Pull Multi-Level Driver Circuit for Input-Output Bus", September 1985, pp. 1649-1650 IBM Technical Disclosure Bulletin, "Multilevel CMOS Sense Amplifier", GZ August 1986, pp. 1280-1281 IBM Technical Disclosure Bulletin, "Multi-Level Encoded High Bandwidth HA Bus", November 1992, pp. 444-446 IBM Technical Disclosure Bulletin, "High Speed Complimentary Metal Oxide HB Semiconductor Input/Output Circuits", February 1995, pp. 111 of 111- 114. IBM Technical Disclosure Bulletin, "Common Front End Bus for High-HC Performance Chip-to-Chip Communication", April 1995, pp. 443-444 IBM Technical Disclosure Bulletin, "High Performance Impedance Controlled HD CMOS Drive", April 1995, pp. 445-446 IBM Technical Disclosure Bulletin, "3-State Decoder for External 3-State HE Buffer", April 1995, pg. 477 Matick, Richard E., "Transmission Lines for Digital and Communication Networks: An Introduction to Transmission Lines, High-Frequency and High-Speed Pulse Characteristics and Applications," IEEE Press, New York, 1995, pp. 268-269 Date Considered Examiner \*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

# RECEIVED NOV 1 4 2003

Technology Center 2600 Sheet 14 of 14

	<u> </u>		Venter 2000
U.S. Depart	ment	AFRICAMENCE, Patent and Trademark Office	Serial No.: 09/654,643
			Filing Date: 09/05/00
SUPPLE	EMENT	AL INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor: Pak Shing Chau
			Group Art Unit: 2631
"Low-Lat	ency	Equalization in Multi-Level, Multi-Line Communication Systems"	Examiner Name: Bayard, Emmanuel
			Attorney Docket No.: RA-194
ОТН	ER A	RT (Including Author, Title, Date, F	
2-15	НG	Singh, Adit D. "Four Valued Buses for Clock Proceedings of the Seventeenth International Logic, The Computer Society of the IEEE. E 28, 1987, pp. 128-133	l Symposium on Multiple-Valued
L'A	ні	Smith, K.C. "The Prospects for Multivalued Applications View", IEEE Transactions on Co. 9, pp. 619-634	Logic: A Technology and Imputers 1981, Vol. C-30, No.
x B	нJ	Thirion, Walter, "10 Gig PMD Technologies", November 1999. 10 pages.	IEEE Plenary, Kaui, Hawaii,
	нк		
	HL		
	нм		
	HN		
	но		
	HР	·	
	НQ		·
	НR		
	нѕ		
	нт		
Examiner		Date Considered	4/17/65
with MPEP 6	ió9; I	ial if reference considered, whether or not Draw line through citation if not in conform this form with your communication to applic	ance and not considered.

AUG 2 9 200	Ĭ		j	, Ja.			Shee	et 1
U & Joneses	tment	of Commerce	Patent and	Trademark Office	Seria	al No.: 09/	654,643	
		· · · · · · · · · · · · · · · · · · ·			Fili	ng Date: 09	/05/2000	
SUPPI	LEMENT		ON DISCLOSUR	E STATEMENT BY	Inver	ntors: Pak	Shing Cha	au,
					Group	Art Unit:	Unknown	
"LOW-L	ATENCY		IN MULTI-L TION SYSTEMS	EVEL, MULTI-LINE		iner Name: N		
· · · · · · · · · · · · · · · · · · ·					Attor RA-19	rney Docket 94	No.:	
			U.S.	Patent Document	s			
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing If Appropr	
	A					REC	EIVE	D
	B				<del> </del>	SEP	0 3 2003	<b></b>
	C					Technolog	ly Center	<del>260</del> (
	D					160111010	y ochtor	
	E		<u> </u>					
			Foreign	Patent Documen	nts		•	
	T				<del></del>		Transla	ition
·		Document Number	Date	Country	Class	Subclass	Yes	ı
	F							
ОТН	IER A	RT (Includ:	ing Author	, Title, Date,	Pertine	ent Pages,	, Etc.)	<u> </u>
it h	G		IEEE Trans	"Nonuniformly Spac actions on Communi 0-1295.				
KB	н	Ariyavisitak Techniques f	ul, Sirikia or Broadban	t et al. "Reduced d Wireless Channel , Vol. 15, No. 1,	s," IEEE	Journal on	Selected	 1
x's	1	Using Currer	t Integrati:	et al. "A 700-Mb/s ng Receivers," IEE 5, May 1997, pp. 6	E Journal	Signaling of Solid-S	Interfac State	:e
	J							

# Notice of References Cited Application/Control No. O9/654,643 Examiner Emmanuel Bayard Applicant(s)/Patent Under Reexamination CHAU ET AL. Page 1 of 1

#### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,707,727	03-2004	Tamura et al.	365/192
	В	US-5,835,440	11-1998	Manning, Troy A.	365/230.06
	С	US-5,864,506	01-1999	Arcoleo et al.	365/189.05
	D	US-6,414,890	07-2002	Arcoleo et al.  Arimoto et al.	365/201
	Е	US-		MADEM	
	F	US-			
	G	US-			
	Н	US-		•	
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	·				
	0					
	Р				·	
	Q					
	R					
	S				·	
	Т			·		

#### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	v	
	w	
	х	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

APR 2 9 2005

Sheet 1

PTO/SB/08A (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

RA-194 (RA194.P.US)

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Appearance of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Attorney Docket Number

Substitute for form 1449/PTO

Application Numb

Filing Date

 Complete if Known

 Application Number
 09/654,643

 Filing Date
 09/05/2000

 First Named Inventor
 Pak Shing Chau

 Art Unit
 2631

 Examiner Name
 Bayard, Emmanuel

(Use as many sheets as necessary)

STATEMENT BY APPLICANT

U. S. PATENT DOCUMENTS Examiner Document Number Publication Date Name of Patentee or Pages, Columns, Lines, Where Initials\* MM-DD-YYYY Applicant of Cited Document Relevant Passages or Relevant Number-Kind Code<sup>2</sup> (# known) Figures Appear <sup>US-</sup> 6,812,872 B1 1 11/02/2004 Lu US-US-US-ŪŠ-US-ÜS-211 US-US-US-UŞ-US-US-US-US-US-US-US-

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Cite No.	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages Or Relevant Figures Appear	
		Country Code <sup>3</sup> Number <sup>4</sup> Kind Code <sup>5</sup> (if known)				T <sup>6</sup>
	ļ					
						<u> </u>
						<u> </u>
						┢
					-	

		<i>i</i> 1
Examiner	Date	
Signature	Considered	8/6/25

\*EXAMINER: Initial if reference considered inhether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. There of the reign of the Emperor must precede the serial number of the patent document. Skind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08B (08-03)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449/PTO				e required to respond to a collection of information unless it contains a valid OMB control number.  Complete if Known		
04202				Application Number	09/654,643	
INF	ORMATION	DIS	CLOSURE	Filing Date	09/05/2000	
STA	TEMENT E	BY A	PPLICANT	First Named Inventor	Pak Shing Chau	
	(lies as many sho	ate ae e	occernd	Art Unit	2631	
(Use as many sheets as necessary)				Examiner Name	Bayard, Emmanuel	
Sheet	2	of	2	Attorney Docket Number	RA-194 (RA194.P.US)	

		NON PATENT LITERATURE DOCUMENTS	•
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
x-13	2	CHOI, JONG-SANG et al., "A CMOS 3.5Gbps Continuous-time Adaptive Cable Equalizer with Joint Adaptation Method of Low-Frequency Gain and High-Frequency Boosting." 2003 Symposium on VISI Circuits Digest of Repical Repers. Pas. 103-104.	
	3	SHAKIBA, MOHAMMAD HOSSEIN, "WP 23.3 A 2.5Gb/s Adaptive Cable Equalizer." 1999 IEEE International Solid-State Circuits Conference. Pages 396-397.	·
	4	BAKER, ALAN J., "FA 10.7: An Adaptive Cable Equalizer for Serial Digital Video Rates to 400Mb/s." 1996 IEEE International Solid-State Circuits Conference." Pages 174-175.	
	5	KUDOH, YOSHIHARU et al., "A 0.13-um CMOS 5-Gb/s 10-m 28 AWG Cable Transceiver with No-Feedback-Loop Continuous-Time Post-Equalizer." IEEE Journal of Solid-State Circuits, Vol. 38, No. 5, May 2003. Pages 741-746.	
	6	GRANBERG, TOM, "Handbook of Digital Techniques for High-Speed Design." Cover and pub. pg., pgs. 211-226.	
	7	FARJAD-RAD, RAMIN et al., "0.622-8.0Gbps 150mW Serial IO Macrocell with Fully Flexible Preemphasis and Equalization." 2003 Symposium on VLSI Circuits Digest of Technical Pages.	
	8	STOJANOVIC, VLADIMIR et al., "Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link Transceiver." June 2004. 4 pages. Rambus	
X-15		Engineering, Stanford University, CA 94305, USA.	

Examiner	Date	7//
Signature	Considered	\$665

Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

HECKINED IS JOS